APPLICATION NOTE								
	А	V	А	Ι	LABLE			
				A	N56			

## High Speed NOVRAM

### **FEATURES**


- Fast access time: 35ns
- High reliability
  - -Endurance: 10<sup>5</sup> nonvolatile store operations -Retention: 10 years minimum
- Power-on recall
  - -EEPROM data automatically recalled into RAM upon power-up
- Low power CMOS -Standby: 1mA
- Infinite EEPROM array recall, and RAM read and write cycles
- Hardware store initiation (store cycle time < 10ms)</li>
- · Available in the 32-lead plastic leadless chip carrier package

## DESCRIPTION

The Xicor X20CZ16 is a 2K x 8 NOVRAM featuring a high-speed static RAM overlaid bit-for-bit with a nonvolatile electrically erasable PROM (EEPROM). The X20CZ16 is fabricated with advanced CMOS floating gate technology to achieve high speed with low power and wide power-supply margin.


The NOVRAM design allows data to be easily transferred from RAM to EEPROM (store) and EEPROM to RAM (recall). The store operation is completed in 10ms or less and the recall operation is completed in 20µs or less. An automatic array recall operation reloads the contents of the EEPROM into RAM upon power-up.

Xicor NOVRAMS are designed for unlimited write operations to RAM, either from the host or recalls from EEPROM, and a minimum 100,000 store operations to the EEPROM. Data retention is specified to be greater than 10 years.





### **PIN CONFIGURATION**



## **ORDERING INFORMATION**

Part Number	Access Time	Temperature Range	Package
X20CE16JI-35	-35 = 35 ns	-40°C to 85°C	J = 32-Lead PLCC

### **PIN DESCRIPTIONS**

PLCC	Symbol	Description
11, 10, 9, 8, 7, 6, 5, 4, 29, 28, 24	A <sub>0</sub> -A <sub>10</sub>	Address inputs
13, 14, 15, 18, 19, 20, 21, 22	I/O <sub>0</sub> –I/O <sub>7</sub>	Data input/output
31	WE	Write enable
23	CE	Chip enable
25	ŌĒ	Output enable
2	NE	Nonvolatile enable
32	V <sub>CC</sub>	+5V
16	V <sub>SS</sub>	Ground
1, 3, 12, 17, 26, 27, 30	NC	No connect

### **ABSOLUTE MAXIMUM RATINGS\***

Temperature under bias –65°C to +135°C
Storage temperature65°C to +150°C
Voltage on any pin with
respect to $V_{SS}$
D.C. output current 10mA
Lead temperature (soldering, 10 seconds) 300°C
Power Supply Voltage (V <sub>CC</sub> to V <sub>SS</sub> )0.5V to +7.0V

## RECOMMENDED OPERATING CONDITIONS

## \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any conditions other than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Temperatu	e Min.	Max.	Supply Voltage	Limits
Industrial	-40°C	+85°C	X20CZ16	5V ±10%

### D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

			Limits		
Symbol	Parameter	Min.	Max.	Unit	Test Conditions
I <sub>CC1</sub>	V <sub>CC</sub> current (active)		100	mA	$\overline{\text{NE}} = \overline{\text{WE}} = \text{V}_{\text{IH}}, \ \overline{\text{CE}} = \overline{\text{OE}} = \text{V}_{\text{IL}}$ Address inputs = 0.4V/2.4V levels @ f = 20MHz All I/Os = open
I <sub>CC2</sub>	V <sub>CC</sub> current during store		7	mA	All inputs = V <sub>IH</sub> All I/Os = open
I <sub>SB1</sub>	V <sub>CC</sub> standby current (TTL input)		27	mA	$\overline{CE} = V_{IH}$ , All other inputs = $V_{IH}$ All I/Os = open
I <sub>SB2</sub>	V <sub>CC</sub> standby current (CMOS input)		1	mA	All inputs = $V_{CC} - 0.3V$ All I/Os = open
ILI	Input leakage current		10	μA	$V_{IN} = V_{SS}$ to $V_{CC}$
ILO	Output leakage current		10	μA	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $\overline{CE} = V_{IH}$
V <sub>IL</sub> <sup>(1)</sup>	Input LOW voltage	-0.3	0.8	V	
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH voltage	2.2	V <sub>CC</sub> + 0.3	V	
V <sub>OL</sub>	Output LOW voltage		0.4	V	I <sub>OL</sub> = 4mA
V <sub>OH</sub>	Output HIGH voltage	2.4		V	I <sub>OH</sub> = -4mA

## **CAPACITANCE** $T_A = +25^{\circ}C$ , f = 1MHz, $V_{CC} = 5V$

Symbol	Test	Max.	Unit	Conditions
C <sub>I/O</sub> <sup>(2)</sup>	Input/output capacitance	7	pF	$V_{I/O} = 0V$
C <sub>IN</sub> <sup>(2)</sup>	Input capacitance	8	pF	$V_{IN} = 0V$

**Notes:** (1)  $V_{IL}$  min. and  $V_{IH}$  max. are for reference only and are not tested.

(2) This parameter is periodically sampled and not 100% tested.


## ENDURANCE AND DATA RETENTION

Parameter	Min.	Unit
Store cycles	100,000	Store cycles
Data retention	10	Years

#### **MODE SELECTION**

CE	WE	NE	ŌĒ	Mode	I/O	Power
Н	Х	Х	Х	Not selected	Output high Z	Standby
L	н	Н	L	Read RAM	Output data	Active
L	L	Н	Н	Write "1" RAM	Input data high	Active
L	L	Н	н	Write "0" RAM	Input data low	Active
L	Н	L	L	Array recall	Output high Z	Active
L	L	L	Н	Nonvolatile store	Output high Z	Active
L	Н	Н	Н	Output disabled	Output high Z	Active
L	L	L	L	Not allowed	Output high Z	Active
L	Н	L	Н	No operation	Output high Z	Active

## EQUIVALENT A.C. LOAD CIRCUIT



## A.C. CONDITIONS OF TEST

Input pulse levels	0V to 3V
Input rise and fall times	5ns
Input and output timing levels	1.5V

## SYMBOL TABLE


WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from LOW to HIGH	Will change from LOW to HIGH
	May change from HIGH to LOW	Will change from HIGH to LOW
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

## A.C. CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified)

### **Read Cycle Limits**

		X20C -40 to			
Symbol	Parameter	Min.	Max.	Unit	
t <sub>RC</sub> <sup>(3)</sup>	Read cycle time	35		ns	
t <sub>CE</sub>	Chip enable access time		35	ns	
t <sub>AA</sub>	Address access time		35	ns	
t <sub>OE</sub>	Output enable access time		20	ns	
t <sub>LZ</sub> <sup>(3)</sup>	Chip enable to output in low Z	5		ns	
t <sub>OLZ</sub> <sup>(3)</sup>	Output enable to output in low Z	0		ns	
t <sub>HZ</sub> <sup>(3)</sup>	Chip disable to output in high Z	0	15	ns	
t <sub>OHZ</sub> <sup>(3)</sup>	Output disable to output in high Z	0	15	ns	
t <sub>OH</sub> <sup>(3)</sup>	Output hold from address change	3		ns	

Note: (3) These parameters are periodically sampled and not 100% tested.  $t_{HZ}$  max. and  $t_{OHZ}$  max. are measured, with  $C_L = 5pF$ , from the point when  $\overline{CE}$  or  $\overline{OE}$  return HIGH (whichever occurs first) to the time when the outputs are no longer driven.




#### **Read Cycle**

## Write Cycle Limits


		X20CZ16-35		
Symbol	Parameter	Min.	Max.	Unit
t <sub>WC</sub> <sup>(4)</sup>	Write cycle time	35		ns
t <sub>CW</sub>	Chip enable to end of write input	30		ns
t <sub>AS</sub>	Address setup time	0		ns
t <sub>WP</sub>	Write pulse width	30		ns
t <sub>WR</sub>	Write recovery time	0		ns
t <sub>DW</sub>	Data setup to end of write	30		ns
t <sub>DH</sub>	Data hold time	0		ns
t <sub>WZ</sub> <sup>(4)</sup>	Write enable to output in high Z		15	ns
t <sub>OW</sub> <sup>(4)</sup>	Output active from end of write	5		ns
t <sub>OZ</sub> <sup>(4)</sup>	Output enable to output in high Z		20	ns

Note: (4) These parameters are periodically sampled and not 100% tested.

## WE Controlled Write Cycle



## **CE** Controlled Write Cycle



REV 1.4.2 10/3/03

### ARRAY RECALL CYCLE LIMITS<sup>(6)</sup>

		X20CZ16-35		
Symbol	Parameter	Min.	Max.	Unit
t <sub>RCC</sub>	Array recall cycle time		20	μs
t <sub>RCP</sub> <sup>(5)</sup>	Recall pulse width to initiate recall	30		ns
t <sub>RWE</sub>	WE setup time to NE	5		ns
t <sub>ROE</sub>	OE setup time to NE	5		ns
t <sub>RCE</sub>	CE setup time to NE	5		ns

Notes: (5) The Recall Pulse Width ( $t_{RCP}$ ) is a minimum time that  $\overline{NE}$ ,  $\overline{OE}$  and  $\overline{CE}$  must be LOW simultaneously to insure data integrity,  $\overline{NE}$  and  $\overline{CE}$ .

(6) The limits shown are for  $\overline{\text{NE}}$  initiated recall. The setup times and pulse width requirements for the active signals in  $\overline{\text{CE}}$  initiated and  $\overline{\text{OE}}$  initiated recalls are identical.


# 

#### **Array Recall Cycle**

## STORE CYCLES


		X20CZ16-35		
Symbol	Store Cycle WE-controlled	Min.	Max.	Unit
t <sub>WLQX</sub>	STORE cycle time		10	ms
t <sub>WLNH</sub>	STORE initiation cycle time	30		ns
t <sub>GHNL</sub>	Output disable setup to NE fall	5		ns
t <sub>NLWL</sub>	NE setup	5		ns
t <sub>ELWL</sub>	Chip enable setup	5		ns

## Store Cycle: WE Controlled



		X20CZ16-35		
Symbol	Store Cycle CE-controlled	Min.	Max.	Unit
t <sub>ELQXS</sub>	STORE cycle time		10	ms
t <sub>ELNHS</sub>	STORE initiation cycle time	30		ns
t <sub>GHEL</sub>	Output disable setup to $\overline{CE}$ fall	5		ns
t <sub>NLEL</sub>	NE setup	5		ns
t <sub>WLEL</sub>	Write enable setup	5		ns


## Store Cycle: CE Controlled



## STORE CYCLE INHIBIT AND AUTOMATIC POWER UP RECALL

Symbol	Store Cycle Inhibit and Automatic Power Up RECALL	Min.	Max.	Unit
t <sub>RESTORE</sub>	Power up RECALL duration <sup>(7)(2)</sup>		650	μs
V <sub>SWITCH</sub>	Low voltage trigger level	4.0	4.5	V

Note: (7)  $t_{\text{RESTORE}}$  starts from the time  $V_{CC}$  rises above  $V_{\text{SWITCH}}$ .



## **DETAILED PIN DESCRIPTIONS**

## Addresses (A<sub>0</sub>-A<sub>10</sub>)

The Address inputs select an 8-bit memory location during a read or write operation.

## Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/ write operations. When  $\overline{CE}$  is HIGH, power consumption is reduced.

## Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read and recall operations. Output Enable LOW disables a store operation regardless of the state of  $\overline{CE}$ ,  $\overline{WE}$ , or  $\overline{NE}$ .

## Data In/Data Out (I/O<sub>0</sub>–I/O<sub>7</sub>)

Data is written to or read from the X20CZ16 through the I/O pins. The I/O pins are placed in the high impedance state when either  $\overline{CE}$  or  $\overline{OE}$  is HIGH or when  $\overline{NE}$  is LOW.

### Write Enable (WE)

The Write Enable input controls the writing of data to the static RAM.

### Nonvolatile Enable (NE)

The Nonvolatile Enable input controls the store and recall function to the EEPROM array.

### **DEVICE OPERATION**

The X20CZ16 has two separate modes of operation: SRAM mode and nonvolatile mode, determined by the state of the  $\overline{\text{NE}}$  pin. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile mode, data is transferred from SRAM to EEPROM (the STORE operation) or from EEPROM to SRAM (the RECALL operation). In this mode SRAM functions are disabled.

### **SRAM Read**

The X20CZ16 performs a READ cycle whenever  $\overline{CE}$  and  $\overline{OE}$  are LOW while  $\overline{WE}$  and  $\overline{NE}$  are HIGH. The address specified on pads A0–A10 determines which of the 2048 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t<sub>RC</sub>. If the READ is initiated by  $\overline{CE}$  or  $\overline{OE}$ , the outputs will be valid at t<sub>CE</sub> or at t<sub>OE</sub>, whichever is later. The data outputs will repeatedly respond to address changes within the t<sub>RC</sub> access time without the need for transition on any control input pins, and will remain valid until another address change or until  $\overline{CE}$  or  $\overline{OE}$  is brought HIGH or  $\overline{WE}$  or  $\overline{NE}$  is brought LOW.

## SRAM Write

A WRITE cycle is performed whenever  $\overline{CE}$  and  $\overline{WE}$  are LOW and  $\overline{NE}$  is HIGH. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{CE}$  or  $\overline{WE}$  goes HIGH at the end of the cycle. The data on pins DQ0–7 will be written into the memory if it is valid t<sub>DW</sub> before the end of a  $\overline{WE}$ controlled WRITE or t<sub>DW</sub> before the end of a  $\overline{CE}$  controlled WRITE.

It is recommended that  $\overline{OE}$  is kept HIGH during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If  $\overline{OE}$  is left LOW, internal circuitry will turn off the output buffers t<sub>WZ</sub> after  $\overline{WE}$  goes LOW.

### **Noise Consideration**

The X20CZ16 is a high speed memory and therefore must have a high frequency bypass capacitor of approximately 0.1  $\mu F$  connected between  $V_{CC}$  and  $V_{SS}$  using leads and traces that are as short as possible. As with all high speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

### Hardware Nonvolatile STORE

A STORE cycle is performed when  $\overline{\text{NE}}$ ,  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are LOW while  $\overline{\text{OE}}$  is HIGH. While any sequence to achieve this state will initiate a STORE, only  $\overline{\text{WE}}$  initiation and  $\overline{\text{CE}}$  initiation are practical without risking an unintentional SRAM WRITE that would disturb SRAM data. During a STORE cycle, previous nonvolatile data is erased the SRAM contents are then programmed into nonvolatile elements. Once a STORE cycle is initiated, further input and output is disabled and the DQ0–7 pins are tristated until the cycle is completed.

If  $\overline{CE}$  and  $\overline{OE}$  are LOW and  $\overline{WE}$  and  $\overline{NE}$  are HIGH at the end of the cycle, a READ will be performed and the outputs will go active, indicating the end of the STORE.

### Hardware Nonvolatile RECALL

A RECALL cycle is performed when  $\overline{CE}$ ,  $\overline{OE}$  and  $\overline{NE}$  are LOW while  $\overline{WE}$  is HIGH. Like the STORE cycle, RECALL is initiated when the last of the three clock-signals goes to the RECALL state. Once initiated, the RECALL cycle will complete, during which all inputs are ignored. When the RECALL completes, any READ or WRITE state on the input pins will take effect.

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The RECALL in no way alters the data in the nonvolatile cells. The nonvolatile data can be recalled an unlimited number of times.

Like the STORE cycle, a transition must occur on some control pins to cause a RECALL, preventing inadvertent multi-triggering.

### Automatic Power Up RECALL

On power up, once  $V_{CC}$  exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated. The voltage on the  $V_{CC}$  pin must not drop below  $V_{SWITCH}$  once it has risen above it in order for the RECALL to operate properly. Due to this automatic RECALL, SRAM operation cannot commence until t<sub>RESTORE</sub> after  $V_{CC}$  exceeds  $V_{SWITCH}$ . If the X20CZ16 is in a WRITE state at the end of power up RECALL, the SRAM data will be corrupted.

To help avoid this situation, a 10 K $\Omega$  resistor should be connected between WE and system V<sub>CC</sub>.

#### **Hardware Protection**

The X20CZ16 offers two levels of protection to suppress inadvertent STORE cycles. If the control signals ( $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{WE}$  and  $\overline{NE}$ ) remain in the STORE condition at the end of a STORE cycle, a second STORE cycle will not be started. The STORE (or RECALL) will be initiated only after a transition on any one of these signals to the required state. In addition to multi-trigger protection, the X20CZ16 offers hardware protection through V<sub>CC</sub> Sense. When V<sub>CC</sub> < V<sub>SWITCH</sub> the externally initiated STORE operation will be inhibited.

## Low Average Active Power


The X20CZ16 has been designed to draw significantly less power when  $\overline{WE}$  is LOW (chip enabled) but the access cycle time is longer than 55 ns.

When  $\overline{\text{WE}}$  is HIGH the chip consumes only standby current.

The overall average current drawn by the part depends on the following items:

- 1. CMOS or TTL input levels
- 2. The time during which the chip is disabled (CE HIGH)
- 3. The cycle time for accesses ( $\overline{CE}$  LOW)
- 4. The ratio of READs to WRITEs
- 5. The operating temperature
- 6. The  $V_{CC}$  level

## PACKAGING INFORMATION



NOTES:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY

#### LIMITED WARRANT

©Xicor, Inc. 2003 Patents Pending

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, or licenses are implied.

#### **COPYRIGHTS AND TRADEMARKS**

Xicor, Inc., the Xicor logo, E<sup>2</sup>POT, XDCP, XBGA, Direct Write cell, Concurrent Read-Write, PASS, MPS, PushPOT, Block Lock, IdentiPROM, E<sup>2</sup>KEY, X24C16, SecureFlash, and SerialFlash are all trademarks or registered trademarks of Xicor, Inc. All other brand and product names mentioned herein are used for identification purposes only, and are trademarks or registered trademarks of their respective holders.

#### U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976; 4,980,859; 5,012,132; 5,003,197; 5,023,694; 5,084,667; 5,153,880; 5,153,691; 5,161,137; 5,219,774; 5,270,927; 5,324,676; 5,434,396; 5,544,103; 5,587,573; 5,835,409; 5,977,585. Foreign patents and additional patents pending.

#### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.